#### **Features**

EXTREMELY Low Jitter Low Cost EXPRESS Delivery Frequency Resolution to six decimal places Absolute Pull Range (APR) of ±50ppm -20 to +70°C or -40 to +85°C operating temperatures Tri-State Enable / Disable Feature Industry Standard Package, Footprint & Pin-Out Fully RoHS compliant Gold over Nickel Termination Finish Serial ID with Comprehensive Traceability

#### **Picture of Part**

GSVX1202 VCXO



#### Description

The GSVX1202 Crystal Oscillator is a breakthrough in configurable Frequency Control Solutions. It utilizes a family of proprietary ASICs, designed and developed, with a key focus on noise reduction technologies.

The 3<sup>rd</sup> order Delta Sigma Modulator reduces noise to the levels that are comparable to traditional Bulk Quartz and SAW oscillators. The ASICs family has ability to select the output type, input voltages, and temperature performance features.

With the express lead-time, low cost, low noise, wide frequency range, excellent ambient performance, it is an excellent choice over the conventional technologies.


Finished parts are 100% final tested.

#### **Applications**

ANY application requiring an oscillator SONET Ethernet Storage Area Network Broadband Access Microprocessors / DSP / FPGA Industrial Controllers Test and Measurement Equipment Fiber Channel

**GSVX1202** VCXO

**Model Selection Guide** 



#### Absolute Maximum Ratings (Useful life may be impaired. For user guidelines only, not tested)

Parameters	Symbol	Condition	Maximum Value (unless otherwise noted)
Input Voltage	V <sub>DD</sub>		–0.5V to +5.0V
Operating Temperature	T <sub>AMAX</sub>		–55°C to +105°C
Storage Temperature	T <sub>STG</sub>		–55°C to +125°C
Junction Temperature			150°C
ESD Sensitivity	HBM	Human Body Model	1 kV

#### **Electrical Characteristics**

Parameters	Symbol	Condition	Maximum Value (unless otherwise noted)
Frequency Range	Fo		0.750 to 250.000 MHz
Absolute Pull Range Note 1	APR		± 50 ppm MIN
Temperature Range	T <sub>O</sub> T <sub>STG</sub>	Standard operating <i>Optional operating</i> Storage	-20°C to +70°C -40°C to +85°C -55°C to +125°C
Supply Voltage	V <sub>DD</sub>	Standard	3.3 V ± 5%
Input Current (@ 15pF LOAD)	I <sub>DD</sub>	0.75 ~ 20 MHz 20+ ~ 50 MHz 50+ ~ 130 MHz 130+ ~ 200 MHz 200+ ~ 250 MHz	32 mA 35 mA 47 mA 55 mA 60 mA
Output Load	HCMOS	Standard Operational To 125MHz	15 pF 30 pF
Start-Up Time	Ts		10 mS
Output Enable / Disable Time			100 nS
Moisture Sensitivity Level	MSL	JEDEC J-STD-20	1
Termination Finish			Au


Note 1 – Inclusive of 25°C tolerance, operating temperature range, input voltage change, load change, aging, shock and vibration.


## Frequency Control (Vc) Input -- pin #1

Parameters	Symbol	Condition	Maximum Value (unless otherwise noted)
Control Voltage Tuning Slope <sup>1</sup>		0V to V <sub>DD</sub>	40 ~ 75 ppm/V  Typ <sup>2</sup>
Control Voltage Linearity <sup>2</sup>	L <sub>VC</sub>		± 10%
Control Voltage Tuning Range	Vc		0V ~ 3.3V
Modulation Bandwidth	BW		10 kHz
Nominal Control Voltage	V <sub>CNOM</sub>	@ f <sub>0</sub>	1.65V
	•		

NOTES:

<sup>1</sup> Actual slope is affected by frequency and accuracy settings.






#### **Output Wave Characteristics**


Parameters	Symbol	Condition	Maximum Value (unless otherwise noted)
Output LOW Voltage	V <sub>OL</sub>	0.75 to 150 MHz 150+ to 250 MHz	10% V <sub>DD</sub> 20% V <sub>DD</sub>
Output HIGH Voltage	V <sub>OH</sub>	0.75 to 150 MHz 150+ to 250 MHz	90% V <sub>DD</sub> MIN 80% V <sub>DD</sub> MIN
Output Symmetry (See Drawing Below)		@ 50% V <sub>DD</sub> Level	45% ~ 55%
Output Enable (PIN # 2) Voltage	V <sub>H</sub>		> 70% V <sub>DD</sub>
Output Disable (PIN # 2) Voltage	V <sub>IL</sub>		< 30% V <sub>DD</sub>
Cycle Rise Time (See Drawing Below)	T <sub>R</sub>	0.75 to 150 MHz 150+ to 250 MHz	3 nS <sub>(10%~90%)</sub> 3 nS <sub>(20%~80%)</sub>
Cycle Fall Time (See Drawing Below)	T <sub>F</sub>	0.75 to 150 MHz 150+ to 250 MHz	3 nS <sub>(90%~10%)</sub> 3 nS <sub>(80%~20%)</sub>

If 30% to 70% times are used, Rise and Fall times change to 1.5 nS from 0.75 to 250MHz If 20% to 80% times are used, Rise and Fall times change to 2 nS from 0.75 to 150MHz



Ideally, Symmetry should be 50/50 -- Other expressions are 45/55 or 55/45

#### **Phase Noise**



Jitter is frequency dependent. Below are typical values at select frequencies.

#### Phase Jitter & Time Interval Error (TIE)

Frequency	Phase Jitter (12kHz to 20MHz)	<b>TIE</b> (Sigma of Jitter Distribution)	Units
62.5 MHz	0.93	2.8	pS RMS
106.25 MHz	0.86	3.2	pS RMS
125 MHz	0.75	2.7	pS RMS
156.25 MHz	0.77	3.3	pS RMS

**Phase Jitter** is integrated from HP3048 Phase Noise Measurement System; measured directly into 50 ohm input;  $V_{DD} = 3.3V$ . **TIE** was measured on LeCroy LC684 Digital Storage Scope, directly into 50 ohm input, with Amherst M1 software;  $V_{DD} = 3.3V$ . Par **M ISO** spec. (Methodologies for little and Signal Quality specifications)

Per **MJSQ** spec (Methodologies for Jitter and Signal Quality specifications)


#### **Random & Deterministic Jitter Composition**


Frequency	Random (Rj) (pS RMS)	Deterministic (Dj) (pS P-P)	Total Jitter (Tj) (14 x Rj) + Dj
62.5 MHz	1.28	6.8	25.1 pS
106.25 MHz	1.28	8.4	26.6 pS
125 MHz	1.20	8.0	25.2 pS
156.25 MHz	1.27	8.6	26.6 pS

<u>**Rj and Dj**</u>, measured on LeCroy LC684 Digital Storage Scope, directly into 50 ohm input, with Amherst M1 software. Per **MJSQ** spec (Methodologies for Jitter and Signal Quality specifications)

# Pin Description and Recommended Circuit Pin # Name Type Function 1 V<sub>c</sub> Control Frequency Control by changing vol

1	Vc	Control	Frequency Control by changing voltage
2	E/D <sup>1</sup>	Logic	Enable / Disable Control of Output (0 = Disabled)
3	GND	Ground	Electrical Ground for V <sub>DD</sub>
4	Output	Output	HCMOS Oscillator Output
5	N. C.	Hi Z	No Connection (Factory Use ONLY)
6	V <sub>DD</sub> <sup>2</sup>	Power	Power Supply Source Voltage
<ul> <li>NOTES:         <ul> <li>Includes pull-up resistor to V<sub>DD</sub> to provide output when the pin (2) is No Connect.</li> <li>Installation should include a 0.01µF bypass capacitor placed between V<sub>DD</sub> (Pin 6) and GND (Pin 3) to minimize power supply line noise.</li> </ul> </li> </ul>			






Terminations as viewed from the Top


### Enable / Disable Control

Pin # 2 (state)	Output (Pin # 4)
OPEN (No Connection)	ACTIVE Output
"1" Level V <sub>IH</sub> > 70% V <sub>DD</sub>	ACTIVE Output
"0" Level $V_{IL} < 30\% V_{DD}$	High Impedance

#### Soldering Reflow Profile (2 times Maximum at 260°C for 10 seconds MAX)




#### **Mechanical Dimensional Drawing & Pad Layout**



Drawing is for reference to critical specifications defined by size measurements. Certain non-critical visual attributes, such as side castellations, reference pin shape, etc. may vary





#### **Mechanical Testing**

Parameter	Test Method
Mechanical Shock	Drop from 75cm to hardwood surface – 3 times
Mechanical Vibration	10~55Hz, 1.5mm amplitude, 1 Minute Sweep 2 Hours each in 3 Directions (X, Y, Z)
High Temperature Burn-in	Under Power @ 125°C for 2000 Hours (results below)
Hermetic Seal	He pressure: 4 ±1 kgf / cm <sup>2</sup> 2 Hour soak

#### 2,000 Hour Burn-In

Burn-In Testing – under power 2000 Hours, 125°C

